I. INTRODUCTION
In the design of continuous-time PID-like controllers, various structures based on the active elements can be used. For instance, [1] presents the overview of the voltage mode (voltage input/output) PID controllers, based on the operation amplifier, OTA, and CCII. Alternatively, current mode controllers recently emerged in literature, based e.g. on the CCII, CDTA or grounded synthetic inductance (see [2 -4] for instance). The common factors of merit of a controller are the power-consumption, frequency bandwidth, offset, and DC gain.
In this paper, the circuit reaching interesting power consumption vs. frequency bandwidth trade-off is presented. The structure is based on the current-difference amplifier (CDA) which can be implemented by only two simple current mirrors [2] . The circuit does not require the frequency compensation, which allows to extend the frequency bandwidth. This might be advantageous compared to the operation amplifier based counterparts [1] . On the contrary, the structure exhibits inherently higher DC offset, due to the lower current mirrors accuracy (mismatch). On this account, the controller is intended mainly for devices requiring a highquality (fast) transient regulation, while admitting a DC offset in the order of tens of milivolts. The developed concerns the power-supply chain of the audio and RF power amplifiers.
This article is organized in four parts. In section II, the concept of controller based on the ideal CDA is presented. In section III, the AC and DC analyses of the current-mirror based PID controller are provided. Section IV relates the transistor sizing to the DC controller gain, and the last section provides an example of the controller designed in 40nm CMOS, applied to the switching step-down DC/DC converter.
II. BASIC CONCEPT OF THE CONTROLLER
The current-difference amplifier CDA provides the difference of input currents I 1 and I 2 in such a way that I OUT = F(I 1 í I 2 ), where F is usually set to unity. However, while using the CDA as the voltage-mode PID controller, the conversion of the input/output voltages to the currents with appropriate dynamics (PID) is required. This can be obtained by the circuit shown in Fig. 1 
We can therefore express the condition of steady-state regulation:
The manner to design the impedances Z 1 , Z 2 then allows to attain the control regulation condition with the appropriate dynamics of the controller: either PD, PI, PID or derivative filtered PID, see [1, 3] . 
III. CURRENT-MIRROR BASED CONTROLLER
The circuit representing the controller based on twocurrent mirrors CDA [2] is shown in Fig. 2 . Compared to In this idealized schematic, we distinguish two mentioned current mirrors, reference current source resistance
impedance Z 1 containing R 1 , C 1 , g m , and impedance Z 2 composed of R 2 , C 2, and C 3 . The current sources are designed in order to provide the zero output current I OUT in the steadystate (3).
A. Transfer Function, Components Values
The transfer function of the PID controller can be expressed e.g. in the general zero-pole form [1]:
where z n refers to the a controller zeros, and p n to the real pole frequencies (all in absolute values and rad/s). An alternative type of controller (PI, PID, and derivative filtered PID) can be obtained by the appropriate selection of z n and p n (see [1] , [3] for more details).
The small-signal analysis of the circuit shown in 
where g m is the transconductance of transistor M 1 :
The values of the passive components from Fig. 2 circuit can be found by solving the set of linear equations obtained by comparing the coefficients of transfer functions (4) and (5):
where r 1 is an arbitrary selected value related to the impedance level. In this choice of r 1 , we focus namely on the: 
The transfer function (8) has to be considered in some specific regulation schemes, namely when the fast tracking capabilities are required by the system. 
B. DC Transfer Function
As the steady-state drain current of M 1 is I 0 , the nodal voltages V 1 and V 2 result from (9):
and the value of current I REF results from (11) as:
These equations yield the following value of R REF :
From this equation, the nonlinear tracking gain V FB /V REF can be evaluated. A curve presenting the example of the tracking gain of the controller presented in section V is shown in Fig. 3 . 
IV. DC GAIN AND TRANSISTOR SIZING
In reality, the ideal (infinite) gain of the controller G DC is reduced by the drain conductances of M 2 and I 0 current sources g dso and g dso,P . This maximal gain is comparable e.g. to non-cascoded OTA controller PID, being in order of 40dB. The value of the controller gain is related to the regulation accuracy of the closed loop [3] 
(see section V).
In order to evaluate the value of G DC , we can build the small signal scheme of the controller shown in Fig. 4 . The analysis of the linearised circuit allows to obtain the value of G DC as the function of g m and g dso :
where g dso § Ȝ 0 I 0 /(L·V DS ) (Ȝ 0 refers to the channel length modulation of the output transistors, [2] ). The (14) can be rewritten in terms of the parameters of the transistor (we neglect the influence of the current source conductance g dso,P :
This expression can be used to evaluate the trade-off between G DC , L (M1) , and I 0 . Example of this dependency is plotted in Fig. 5 (see also example in section V). From this figure, we notice the impact of the bias current I 0 on the G DC . The lowest value of I 0 is limited by the required transistor operating regime (saturation), and also has an important impact to the maximal frequency bandwidth as well as the positive slew-rate of the controller.
V. DESIGN EXAMPLE
Performances of the circuit are demonstrated by the example of design in 40nm CMOS (2.5V). The design aims to stabilize the feedback loop of the switched-mode step-down (buck) DC/DC converter. In the 1 st order approximation, the step-down DC/DC converter can be modeled as the linear dynamic system, composed of the controller, LC filter, and constant gain G, shared between PWM modulator and output stage (see block scheme in [4] ). For our design example, we consider the following parameters of the converter: The transfer function of the controller was obtained using the procedure from [7] , requiring peak of the load transient response of 55mV per ampere of load current step, and bandwidth (0 dB) of 20MHz. The transfer function can be expressed in the pole-zero form (4) as: Fig. 6 . Here, we make use of the high voltage swing Sooch cascode [9] for reducing the impact of g dso,P in (14) and obtaining high V OUT dynamics. The simulated AC characteristic of the controller shown in Fig. 7 corresponds with reference transfer function (16). Obtained DC gain 41dB causes the steady-state regulation error lower than 1mV per ampere of load current. As shown in Fig. 8 , this controller allows to provide the transient response undershoot of the buck DC/DC converter, which is close to the required value 55mV/A.
As previously mentioned, the controller exhibits nonnegligible DC offset due to the transistor mismatch. This effect is demonstrated by the Monte-Carlo simulation of the output voltage (V FB ) dispersion, shown in Fig. 9 . The observed corner values are around ± 30mV and would require a postfabrication trimming or the additional circuit calibration. 
CONCLUSION
In this paper, PID controller circuit was presented, based on the current-difference amplifier. It was shown that the presented circuit allows to obtain interesting frequency range vs. power consumption trade-off. The detailed design equations and analysis of the circuit was presented and demonstrated on the designed circuits, where 20MHz of the frequency bandwidth was obtained with only 8μA of the static bias current.
